EnglishCancella i cookie per ripristinare le impostazioni di lingua associate al browser in uso
Titolo/Abstract/Parole chiave

CROSS-LAYER DESIGN, OPTIMIZATION AND PROTOTYPING OF NoCs FOR THE NEXT GENERATION OF HOMOGENEOUS MANY-CORE SYSTEMS

Tatenguem Fankem, Hervé (2014) CROSS-LAYER DESIGN, OPTIMIZATION AND PROTOTYPING OF NoCs FOR THE NEXT GENERATION OF HOMOGENEOUS MANY-CORE SYSTEMS. Tesi di Dottorato , Università degli Studi di Ferrara.

[img]
Anteprima
File PDF
PHD_THESIS_Hervé.pdf

Download (8MB) | Anteprima

    Abstract

    This thesis provides a whole set of design methods to enable and manage the runtime heterogeneity of features-rich industry-ready Tile-Based Networkon- Chips at different abstraction layers (Architecture Design, Network Assembling, Testing of NoC, Runtime Operation). The key idea is to maintain the functionalities of the original layers, and to improve the performance of architectures by allowing, joint optimization and layer coordinations. In general purpose systems, we address the microarchitectural challenges by codesigning and co-optimizing feature-rich architectures. In application-specific NoCs, we emphasize the event notification, so that the platform is continuously under control. At the network assembly level, this thesis proposes a Hold Time Robustness technique, to tackle the hold time issue in synchronous NoCs. At the network architectural level, the choice of a suitable synchronization paradigm requires a boost of synthesis flow as well as the coexistence with the DVFS. On one hand this implies the coexistence of mesochronous synchronizers in the network with dual-clock FIFOs at network boundaries. On the other hand, dual-clock FIFOs may be placed across inter-switch links hence removing the need for mesochronous synchronizers. This thesis will study the implications of the above approaches both on the design flow and on the performance and power quality metrics of the network. Once the manycore system is composed together, the issue of testing it arises. This thesis takes on this challenge and engineers various testing infrastructures. At the upper abstraction layer, the thesis addresses the issue of managing the fully operational system and proposes a congestion management technique named HACS. Moreover, some of the ideas of this thesis will undergo an FPGA prototyping. Finally, we provide some features for emerging technology by characterizing the power consumption of Optical NoC Interfaces.

    Tipologia del documento:Tesi di Dottorato (Tesi di Dottorato)
    Data:8 Aprile 2014
    Relatore:Bertozzi, Davide
    Coordinatore ciclo:Trillo, Stefano
    Istituzione:Università degli Studi di Ferrara
    Dottorato:XXVI Anno 2011 > SCIENZE DELL'INGEGNERIA
    Struttura:Dipartimento > Ingegneria
    Soggetti:Area 09 - Ingegneria industriale e dell'informazione > ING-INF/01 Elettronica
    Parole chiave:many-cores, NoCs, cross-layer design, FPGA prototyping
    Depositato il:02 Lug 2015 12:16

    Staff:

    Accesso riservatoAccesso riservato